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1.0 INTRODUC TION
This is the third quarterly report on contract No. NAS 12-667, describing
the work performed from December 1, 1968 to February 28, 1969. The objective
of this contract is to conduct research and development on refractory dielectrics
leading to integrated circuits application. Progress in this quarter included (1)
measurements of V FB and N FB of Na contaminated MAOS samples, (2) con-
'	 tinuous study of the effect of inert gases on film growth and C-V characteristics,
(3) study of the effect of post deposition heat treatment and other pertinent factors
on N FB and V FB of MAS and MAOS samples, and (4) preparation of integrated
circuits using newly developed composite films of Al 2O3_SiO2 as the gate in-
sulator for test IGFET devices.
2.0 V FB and N FB OF Na CONTAMINATED MAOS SAMPLES
Two samples consist;.ng of composite films of Al 2O3 -SiO2 were prepared.
One sample designated as 12 Al has 4500 ^ thermal SiO 2 and 1000 ^ Al2 O3 and
the other, 7 Al has 800 X thermal SiO 2 and 1200 a Al 2 O3 . These samples were
then deposited by NaCl vapor so that the surface concentration of Na contamination
was approximately 10 13 atoms/cm 2 . This was done by first evaporating 0.5 ml
of 0.0005 mole NaCl solution in a tungsten boat and then vacuum vaporizing the
salt onto the films. Finally the MAOS samples were prepared using Al metal-
lurgy as done by standard methods. The V FB and NFB of these samples were
calculated from the measured C-V curves under temperature bias treatments.
Results were presented in Table I. Data indicated that these Na contaminated
samples tend to increase the negative V FB , independent of the film thickness.
As compared with the data from non-contaminated samples prepared in runs
10 Al and 5 Al-2 having comparable film thickness as 12 Al and 7 Al, respectively,
the increment of negative V FB o' these Na contaminated samples is approximately
3 vol's. Consequently there is an increase of negative surface charge at the silicon
surface of about 6 x 10 11 charge/cm2 . It is further noticed that both V FB and
N FB of these Na contaminated samples did not show any substantial change even
r
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TABLE I. VFB and N FB of No-Contaminated Samples.
A. Sample 12 Al, 1000 4 Al 2 O 3 + 4500 4 Thermal SiO2
Temp . - Bias Test
VFB IN VFB ANNo. of Test (in dry N 2 ) (charge/cm2) (V) (charge/cm 2)Sequence Temp./Time Bias (V)
1 As Received and
-6.5
-3.14 x	 10 11 -3.2* -4.4 x 1010
No Contaminated
200oC/30 min. 0 -6.0 -2.74 x 10 11 +0.5** +4 .0 x 1010
2 200oC/30 min. +5 -7.8 -3.56 x 10 11 -1.8 -8.2 x 1010
200oC/30 min. 0 -6.0 -2.99 x 10 11 -0.0* * -2.5 x 1010**3
200oC/30 .min . +30 -9.0 -4 .49 x 10 11 -3.0 -15.0 x	 1010
200oC/30 min. 0 -6.0 -2.79 x 10 1 1 -0.0 -0.5 x 10 104 200oC/30 min. -5 -6.0 -2 .79 x	 10 11 -0.0 -0.5 x 1010
200oC/30 min. 0 -6.0 -2.79 x 10 11 -0.0 -0 .5 x 10
5 200oC/30 min. -30 -6.0 -2.79 x	 10 11 -0.0 -0.5 x 1010
200oC/150 min. 0 -7.8 -3.56 x 10 11
**
-1.8 -8.2 x 1010 **6 200oC/150 min. +30.0 -7.8 -3.56 x 10 11 0.0 0.0
7
2000C/150 min. 0 -7.8 -3.56 x 10 11
-2.79 x 10 11
0.0** 0,0**
+8.2 x 1010?OOoC/ 150 m i n . -30.0 -6.0 +1 .8
*
Compared with the VFB and N F B of Non-Na contaminated Sample 10 Al which has V F B and NFB
of -3.3V and -2.7 x 10 1 1 charge/cm 2 , respecti vely .
**Compared with the corresponding values of those of as received Na-contaminated sample .
B. Sample 7 Al 1200 4 Al 2 O 3 + 800 A Thermal SiO2
1	 As received
-4.2 -7.03 x 10 11 -3.16{ -5.03 x 1011No T-B Test
200oC/30 min. No -4.0 -6.34 x 10 11 +0.2** =-6.9 x 1010 **
2	 200oC/30 min. +5 -4.2 -6 .8 x 10 11 -0.2 -5.4 x 1010
200oC/30 min. No -3.7 -6.06 x 10 11 +0.5** +9.7 x 1010
3	 200oC/30 min. +30 -5.1 -8.37 x 10 11 -1 .4 -2.3x	 1011
200oC/150 min. No -4.2 -7.00 x 10 11 0.0** +3.0 x 109 **
4	 2000C/ 150 min. +30 -5.5 -8.79 x 10 11 -1.3 -1 .79 x	 101 1
*Compared with the V FB and N FB of Non-Na contaminated Sample 5 AI-2, which has V FB and NrB
of -1 .04 V and 2.0 x 10 11 , respectively.
**Compared with the corresponding values of those of as received Na-contaminated sample.
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after prolonged heat treatments, indicative of excellent film stability. After
these samples were under temperature bias treatments (applied voltages ranging
from + 5 to + 30), the thin composite film (7 Al) was found to have a maximum
V FB shift of - 1.4V and the thick composite film (12 Al) - 3.OV. The change
of surface charge density, (-AN FB), for both samples were in the order of 1011
charge/cm 2 . Results from above measurements strongly suggest the '_ow mobility
and high retaining ab ility of Na ions in Al 2 O3 film. These results confirm
previous finding in the Na isotope diffusion experiment (Tung et al. ECS Fall
Meeting 1968, Boston, Mass.).
3.0 EFFECT OF INERT GASES
Continuous study was conducted on the effect of inert gases on the growth and
C-V characteristics of Al 2O3 films. The effect of A gas as main carrier gas
in Al2 O3 film deposition was presented in the second quarterly report. This
quarter, the effect of He on Al 2 O3 film was investigated. It was found that the
film growth rate decreases linearly with increasing He content in the main car-
rier gas. Results are shown in Fig. 1, in which the He content was varied (rem
10% to 90% and the respective growth rate varying from 95 to 40 a/min. The
film quality appears poor and non-uniform when the He content exceeded 90%.
Refractive index is approximately 1. 745 independent of He content in the carrier
gas. Study on C-V characteristics of these films is in progress. Preliminary
measurements reveal that the C-V characteristics are more or less similar to
those prepared in H 2 carrier gas. However films from high He content carrier
gas exhibit low resisistivity varying from 10 13 to 10 60cm.
4.0 EFFECT OF POST DEPOSITION HEAT TREATMENT
The objective of post deposition heat treatment is to make the film more
homogeneous, to reduce the surface state charge and to minimize the space
charge density. In some instances the chemical stoichiometry might even be
improved and the lattice defect can be reduced. This has been demonstrated
r
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Fig. 1.	 Effect of substituting of He for H 2 as main carrier gas on the growth rate of the Al 2 03 film.
in the case of thermally grown SiO 2 layer on silicon. 1,2 In Al2O3 - SiO2 com-
posite film the interfacial structure as well as its stability becomes extremely
important. Thus we have conducted some limited experiments studying the effects
of VFB and N FR resulting from past deposition heat treatment. Results will be
ready in the aext report.
5.0 PREPARATION OF TEST INTEGRATED CIRCUITS USING COMPOSITE Al 203-
Si02 FILMS AS GATE INSULATOR
In order to investigate the actual performance and merrits of Al2O3-SiO2
gate insulator in integrated circuits applications, a test device of one-bit shift
register, n-channel FET circuit  has been designed. Each circuit is located
0.032 1 ' apart, and consists of six FET, essentially of a flip-flop type. The
circuit is so designed that each FET can be individually tested. The circuit h_3
an overall size of 0.018" x 0.020". Figure 2 shows the circuit diagram and
Fig. 3 represents its actual layout.
In preparation P (100) silicon wafers from chemical-mechanical polishing
were used for the devices. These wafers have resistance of 2 0-cm. Approxi-
mately 5000 X SiO2 were first thermally grown on the well cleaned wafers, and
the source and drain window patterns were carefully opened by conventional nhoto-
etch methods. Phosphorus diffusion for the source and drain was conducted in
an o )en tube. The junction depth of source and drain was controlled at approxi-
mately 1.5 µ and the sheet resistance after phosphorus diffusion was approximately
5 Q/o. As indicated in the 2nd quarterly report, thin composite film of Al 203
-Si02 has low surface charge density and low turn-on voltage of less than 1.OV.
Therefore, in the initial study of composite film of 500 X Al 2O3 over 500 X SiO2
was arbitrarily chosen for gate insulator in the intended IGFET device preparation.
We have nearly completed the first batch of two n-channel FET wafers
using Al 2O 3 over in-situ grown SiO 2 as gate insulator. So soon as the final
metallization is completed, they will be ready for performance testing. For
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Fig. 2.	 Circuit diagram of one-bit shift register circuit.
Fig. 3.
	 Mask layout for one-bit shift register circuit.
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the purpose of comparison a study on composite film of Si3N4 over SiO2 as
gate insulator is also under the way.
A testing system for the prepared devices is being set-up. Primarily we
are intending to measure the turn-on voltage and trans conductance of each FET
in the shift register circuit. For testing the circuit both do and low frequency
ac are being used.
6.0 NEW TECHNOLOGY APPENDIX
After a diligent review of the work performed under this contract, no new
innovation discovery improvement or invention was made.
7.0 FUTURE WORK
The future work for the rem:'ning contractual period will include the following:
1. To complete the study on the effect of post deposition heat treatment on
the surface charge characteristics.
2. To complete the test device preparation.
3. To test and evaluate the prepared IGFET device including composite films
of Al2 O3/ SiO2
 and Si3N4/SiO 2 as gate insulators.
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